Introduction
The development of integrated circuit and micro electromechanical system (MEMS) has been driven toward low cost, large scale production, high density, and fast operation speed. [1, 2] The factors led to the increasing operation temperature of microdevices, which affect their performance and reliability. [3] [4] [5] Therefore, on-chip thermal management of microsystems has played an important role in improving their efficiency, reliability, and performance. [6, 7] Integrated thin-film resistive heater has been successfully demonstrated to precisely control the temperature of www.advmatinterfaces. de 
Material, Fabrication, and Methods

SiC Material
SiC nanofilms with a thickness of 600 nm were grown on p-type lightly doped (10 14 cm −3 ) Si(100) wafers with a diameter of 150 mm and a thickness of 625 µm, using a Low Pressure Chemical Vapor Deposition approach at 1250 °C. In the growth process, silane SiH 4 and propene C 3 H 6 were utilized as the precursor gases to form the SiC film, while ammonia NH 3 was employed to in situ dope the material with n-type impurity at a level of 10 19 cm −3 . The thickness of the film was confirmed using a Nanospec AFT 210 (NanometricTM). Single crystalline 3C-SiC was characterized using X-ray diffraction, transmission electron microscopy, and selected area electron diffraction. [25, 26] The characterization results are shown in the Supporting Information ( Figure S1 ). The interface between SiC and Si (i.e., SiC/Si heterojunction) was investigated, indicating the presence of stacking faults and boundaries. This results in a significant current flow to the Si substrate at elevated temperatures ( Figure S2 , Supporting Information). Figure 1a shows the electrical failure of the SiC/Si interface with increasing temperature (e.g., above 50 °C), indicating the unsuitability for power electronics where the working temperature is typically above 100 °C. The details on current measurement are shown in the Supporting Information ( Figure S2) . Figure 1b ,c shows the mechanism for the failure of the SiC/Si interface. The band offsets of 0.45 and 1.7 eV for the conduction band and the valence band, respectively, between 3C-SiC and Si could not impede the motion of carriers through the heterojunction. [27] [28] [29] [30] This is attributed to the fact that the stacking faults and boundaries exist at the interface ( Figure S1c , Supporting Information), creating the potential barriers (Figure 1b,c) . The lattice mismatch between Si and SiC contributes to these boundaries and stacking faults. When the temperature increases, the carriers are generated in the Si substrate, and the thermal emission of the electrons over the energy barrier (0.45 eV) results in the electrical flow to the silicon substrate. [27, 28] The transporting of holes in the valence band is attributed to the tunneling mechanism through the barrier (1.7 eV), [29, 30] as shown in the Supporting Information ( Figure S3 ). In the next section, we present our fabrication strategy to completely eliminate the negative impact of the interface, as well as integrate heating, sensing, and cooling system into a single chip. Our fabrication concept is based on the replacement of Si with SiO 2 to the source of the generated carriers, as well as to create a sufficient barrier (i.e., from SiO 2 ) to prevent the current flow to the substrate (Figure 2) . Figure 2a shows the n-3C-SiC/Si structure with its energy band gap, and Figure 2b Figure S4 ).
To confirm the smoothness of the SiC surface for the bonding process, we used Atomic Force Microscopy techniques to characterize the SiC film. The results indicate a roughness of less than 20 nm (not shown here) that is suitable for the subsequent bonding process. We then bonded the SiC film to a glass wafer (Boronfloat) with a thickness of 500 µm using a pressure of 137 kPa and a bias voltage of 1000 V. We confirmed the strength of the bond before a wet etching process was performed using a potassium hydroxide solution (KOH) at 80 °C to remove the 625 µm thick Si layer. Figure 3a shows the as-fabricated SiC on glass platform, indicating its excellent transparency. The transparent heaters employing the SiC/glass platform are potential for a wide range of applications including liquid crystal displays, window defrosters, and avionics. [31, 32] Figure 3b illustrates the Raman spectrum of SiC/glass with a peak at 793.9 cm −1 corresponding to the TO mode of 3C-SiC material. The conductivity of the SiC film on glass was estimated to be 2. 
Design and Fabrication of SiC On-Chip System
The SiC cooling test device consists of an array of multiple heating/sensing SiC units on top of the glass substrate. A 3D-printed cooling channel is bonded on the back of the chip (Figure 4a ). The cooling channel has a rectangular cross section of 500 µm × 200 µm and the heating/cooling unit was designed with a center-to-center spacing of 500 µm. A single heating element is a square (300 µm × 300 µm) SiC nanofilm heater, and two sensing elements (300 µm × 100 µm) are arranged on both sides of the heater with a distance of 10 µm (Figure 4b ). The temperature of the device is detected via the two SiC temperature sensors. When the cooling system is ON, the water flow decreases the chip temperature, leading to a resistance change of the SiC temperature sensors. By detecting the resistance change, heating and cooling processes can be characterized. Figure 5 shows the fabrication process for the integrated heaters and temperature sensors. The first step was the growth of the SiC nanofilm on a Si substrate ( Figure 5 , step 1). The SiC nanofilm was then bonded on a glass substrate ( Figure 5 , step 2). In the next step, Si substrate was removed to form a SiC on glass wafer ( Figure 5 , step 3). Then, a 1.2 µm thick positive photoresist was coated on the wafer using a spin coater at a rotational speed of 4000 rpm ( Figure 5 , step 4). This photoresist was then soft baked at 105 °C for 90 s and patterned as an array of heaters and temperature sensors ( Figure 5 , step 5) using UV light and photoresist developer. To prepare for the SiC etching process, the as-patterned photoresist is hard baked in 3 min at 120 °C. In the next step, we performed Inductively Coupled Plasma etching to pattern the SiC heaters and temperature sensors ( Figure 5 , step 6). In the etching process, the chamber pressure was lowered to ≈2 mTorr before a plasma power of 120 W was applied. As the average etching rate using HCl was ≈100 nm min −1 , the etching process was performed in ≈8 min to completely remove the SiC film. We employed a Dektak surface profiler to confirm a negligible overetched thickness of the glass substrate. After the etching process, the photoresist layer was removed ( Figure 5, step 7) . A 300 nm aluminum layer was deposited using a sputtering process ( Figure 5, step 8 ) and then electrodes were formed via a photolithography process ( Figure 5, step 9) . Next, the master mould of the cooling channel was designed and fabricated using stereolithography (SLA) technique (da Vinci Nobel 1.0A SLA Resin 3D Printer-XYZprinting, Australia). To this aim, the channel features were printed on the photosensitive resin, washed with ethanol, dried with an air gun, postcured in a UV machine and heated at 80 °C for 24 h. Then, polydimethylsiloxane (PDMS) prepolymer and its curing agent were mixed in a ratio of 10:1 and degassed in a vacuum chamber. Subsequently, the PDMS was poured onto the postcured and postheated master mould and cured for 4 h at 80 °C. It was found that the UV postcuring time and the postheating procedure were critical for realizing the PDMS positive replica from the SLA fabricated master mould.
Finally, the PDMS channel was then bonded to the back of the SiC/glass assisted by oxygen plasma ( Figure 5, step 10 ). Due to the excellent transparency of the SiC film and the glass substrate (Figure 3a) , the alignment process to bond PDMS cooling channel to the SiC device was easily performed under a microscope. The 
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device was then packaged on a PMMA supporting base and PCB electrodes was bonded on the base using glue. Figure 6a shows the photo of the as-fabricated SiC device and a zoom-in scanning electron microscopy (SEM) image of the SiC heating/sensing unit is illustrated in Figure 6b . Figure 6c,d shows the SiC device aligned on the PDMS cooling channel and the as-fabricated PDMS channel, respectively. Figure 6e shows an individual SiC heating/ sensing unit aligned on a 500 µm wide channel.
Experimental
The thermoresistive characterization was performed on a hotplate placed in an enclosed chamber with a Resistive Temperature Detector reference temperature sensor (accuracy ±0.1 °C) as shown in the Supporting Information ( Figure S5a ). An Agilent Source Measure Unit was employed to measure the resistance of the SiC device. The Supporting Information (Figure S5b) shows the schematic sketch of the experimental setup for testing the cooling device. A constant voltage was used to raise the temperature of the heater while the temperature was measured using the integrated SiC temperature sensors around the heater. By measuring the resistance of the temperature sensors, the cooling efficiency of the system was evaluated. In the cooling process, two syringe pumps generated a flow rate of deionized water in a range of 0-3400 µL min −1 .
Results and Discussions
Sensing Characteristics of the SiC Device
To confirm the Ohmic contact of the Al electrodes to the SiC nanofilms, we performed current-voltage characterization of the SiC thermoresistors. Figure 7a shows the linear I-V characteristic of the film, indicating the suitability of SiC films as a thermoresistor. Figure 7b shows the dependence of the electrical resistance of SiC thermoresistor on temperature. Evidently, the resistance increases from 684 to 700 Ω when the temperature increases from the room temperature to above 120 °C. The linear relationship between electrical resistance R and temperature T can be expressed as [17, 33, 34] α ( )
where R o is the resistance at the reference temperature T o (25 °C). From the linear fit, a temperature sensitivity of 0.5 Ω K −1 was recorded for the highly doped SiC film. To measure the temperature of the SiC chip, the relationship between the chip temperature and the relative resistance change is plotted in Figure 7c . The rate of temperature increase is 43 K per 1% resistance change and the temperature rise on the SiC device can be described as T = 25 °C + 43.02 × ΔR/R(%). These calibration results will be used to calculate the temperature increase in the SiC device. Figure 8a shows the schematic sketch of the device structures with their corresponding thermal resistances. The total thermal resistance R total of the device consists of the glass thermal resistance R glass and the thermal resistance of heat sink to fluid R sink .
Heating and Cooling Effects
For an efficient cooling systems, R sink is designed based on the following relationship [35, 36] where m and C p are the mass flow rate (kg s −1 ) and specific heat capacity (J kg −1 K −1 ) of the fluid, respectively; h is the heat transfer coefficient (W m −2 K −1 ) at the glass-fluid interface; A denotes the effective heat transfer area (m 2 ). To increase cooling efficiency, the thermal resistance of interface between glass and fluid R sink should be reduced. From Equation (2), the thermal resistance can be improved by increasing the fluid velocity, heat transfer area and heat transfer coefficient. The active cooling efficiency can be directly improved by lowering the thermal resistance of the glass layer. The replacement of Si by glass would increase the thermal resistance by 2 orders of magnitude, while the utilization of nanoscale-thick glass substrate (e.g., Silicon on Insulator (SOI)) would lower the thermal resistance of the glass layer by 5 orders of magnitude. Therefore, future work would be carried out to develop SiC nanofilms on other platforms, such as SOI wafers with a thickness of SiO 2 layers in few nm ranges.
We deployed a single-phase water flow to determine the fluid cooling effect with different applying voltages to the heater. For example, we employed a constant water flow rate of 100 µL min −1 to study the cooling effect in the SiC system. Constant DC voltages of 2, 2.5, and 3 V were applied to the SiC heater to initiate the on-chip heating (heating ON, Figure 8b ) from the room temperature T room to a temperature T max . Simultaneously, the temperature of the chip was monitored by the resistance of the temperature sensor. We observed that the SiC chip had a temperature of 25 °C (room temperature), which increased to a maximum value of T max = 113 °C when a voltage of 2.5 V was applied. This steady-state temperature was stable until a fluid flow rate of 100 µL min −1 was supplied to the cooling channel. The chip temperature dropped by 24 K before returning to its initial steadystate value (113 °C) when the fluid cooling is turned OFF. The cooling effect was observed owing to the heat conduction of glass substrate from the SiC film to the cooling water in the channel.
The thermal response times of heating and cooling were recorded in Figure 8c ,d. The 90% thermal response of the SiC nanofilms on glass was measured to be 2.8 s (Figure 8c ), corresponding to a bandwidth of 0.357 Hz. After 2.5 min, the cooling system was turned ON by a water flow rate of 100 µL min −1 to reduce the device temperature to T min . The chip cooling is defined as ΔT = T max − T min . The cooling rate is then calculated as C rate = ΔT/t c = (T max − T min )/t c where t c = 6 s (Figure 8d ) is the response time for the SiC device to change its temperature from T max to T min . When the fluid was turned OFF, the device temperature increased to the initial temperature T max . Figure 8b shows the temperature response of the device with heating ON at 2.5 V, cooling ON with 100 µL min −1 and cooling OFF. It is evident that the maximum chip temperature, chip cooling ΔT, and the chip cooling rate are 113±2 °C, 24±1 K, and 0.1 K min −1 .
We then conducted the experiments for other heating schemes with maximum temperature of 100-150 °C. Under an applied voltage of 2 V, the SiC chip had an initial steady-state temperature of T max = 100 °C, which dropped by 18 K when the water flow of 100 µL min −1 was applied to the cooling channel. At the same fluid flow rate, the cooling temperature increased with increasing device temperatures (Figure 9 ). For example, the cooling temperature ΔT increases from 20 to 35 K at the flow rate of 100 µL min −1 when the chip temperature T max increases from 100 to 150 °C. The cooling efficiency at a constant cooling rate is defined as follows
where T heating = T max − T room is the heating temperature; T room = 25 °C is the room temperature. The cooling efficiency was found in a range of 0.24-0.28 at a constant flow rate of 100 µL min −1 when the maximum heating temperatures increased from 100 to 150 °C. Table 1 shows the performance of the cooling system integrated into the SiC thermal chip.
Influence of Flow Rate
The experiments were conducted under an applied voltage of 2.5 V to the SiC heater, corresponding to maximum temperature of 113 °C on the SiC chip. The resistance of the SiC temperature sensors was measured under different applied flow rates of DI water (e.g., from 0 to 3400 µL min −1 ).
With the defined configuration of the cooling channel, the Reynolds number was estimated to be less than 167 for the flow rate range of 0-3400 µL min −1 , using the following equation [37, 38] 
) , where V is the water velocity (m 3 s −1 ), ν is the kinematic viscosity of water (≈10 −6 m 2 s −1 at 20 °C); w = 500 µm and h = 200 µm are the width and height of the PDMS channel. It is evident from Figure 10 that the absolute value of the average fluid cooling temperature ΔT increases significantly to 20 K when the flow rate increases to 200 µL min −1 , equivalent to a cooling rate of 0.1 K(µL min −1 ). This high efficiency at low flow rates is attributed to the heat transfer to the water flow under the conduction cooling. The temperature rise on the heater will lead to the heat conduction to the PDMS channel through the glass substrate. The water flow absorbs the heat, leading to the increase of the water temperature. The continuous flow results in a higher efficiency of the cooling effect. On the other hand, the cooling rate decreases drastically for the water flow rate from 200 to 500 µL min −1 and saturates at a flow rate of above 1000 µL min −1 . This is due to the fact that the temperature difference between the glass substrate and the cooling water is close to zero, resulting in the www.advmatinterfaces.de saturation of the sensor response. To overcome this saturation, the heating power of the heater (the temperature of the chip) at higher flow rates must be increased, or a fluid with a higher heat transfer coefficient must be used [39] [40] [41] [42] such as two-phase flows. [43] When the density and size of the SiC cells increase, the corresponding density and size of the microfluidic are accordingly adjusted in the computer-aided design process. At a very small size and large density of SiC cells, the hot spots (e.g., heating spots) will be replaced by the relatively uniform temperature distribution on the power chip. [44] Therefore, the alignment of microfluidic channels with the heaters is no longer needed, leading to a simpler design and fabrication of such cooling systems. In addition, the recent fabrication method of free-standing 3C-SiC membranes on 3C-SiC pseudosubstrates would be employed to fabricate microchannels. [45] However, further work should be carried out to liberate long and narrow membranes to function as a microfluidic cooling channel.
Conclusion
Our fabrication strategy eliminated the negative impact of the SiC/Si interface and enabled the development of 3C-SiC power electronic devices with integrated heating, sensing, and thermal management systems. The heater and temperature sensors were fabricated from SiC nanofilms grown on Si substrates and transferred to a glass substrate. With an applied voltage of 2-3 V, the maximum temperature of 100-150 °C was raised on the SiC chip. The SiC power device with its cooling system was demonstrated with a high efficiency of 0.28 and a high cooling rate of 0.1 K(µL min −1 ). This work indicates a potential of using our fabrication method to develop on-chip SiC systems with integrated efficient cooling modules.
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